VLSI DESIGN AND PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure and Layout Optimization for High Density Chips

£10.25

Pages: 178, Paperback, Independently published

VLSI DESIGN AND PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure and Layout Optimization for High Density Chips

Pages: 178, Paperback, Independently published

Price now:

£10.25

£10.25

Amazon

Shop

Similar Products

VLSI DESIGN AND PHYSICAL IMPLEMENTATION ENGINEERING: Logic Synthesis Timing Closure and Layout Optimization for High Density Chips

Amazon

£10.25

View All
VLSI Physical Design: From Graph Partitioning to Timing Closure

Amazon

£46.92

£54.99

VLSI Physical Design: From Graph Partitioning to Timing Closure

Amazon

£69.48

£69.99

Introduction to VLSI Design Flow

Amazon

£69.99

£79.00

Harnessing VLSI System Design with EDA Tools

Amazon

£80.11